Reg. No.:	

Question Paper Code: 70518

B.E./B.Tech. DEGREE EXAMINATIONS, NOVEMBER/DECEMBER 2023.

Fifth Semester

Electronics and Communication Engineering

EC 8552 - COMPUTER ARCHITECTURE AND ORGANIZATION

(Common to Electronics and Telecommunication Engineering)

(Regulations 2017)

Time: Three hours

Maximum: 100 marks

Answer ALL questions.

PART A — $(10 \times 2 = 20 \text{ marks})$

- 1. Differentiate execution time and throughput.
- 2. List the uses of instruction register and program counter.
- 3. State the two ways detect overflow in an n-bit adder.
- 4. Give an example for the worst case of Booth's algorithm.
- 5. What are the major characteristics of a pipeline?
- 6. Differentiate imprecise and precise exception.
- 7. Can IO devices be connected directly to the system bus? Give reasons.
- 8. Define data stripping.
- 9. Name two methods of achieving parallelism.
- 10. Compare warehouse scale computers with data centers.

PART B — $(5 \times 13 = 65 \text{ marks})$

11.	(a)	(i)	Differentiate shared memory multiprocessors and distribumemory multi computers.	uted (8)
		(ii)	Explain how performances gain is calculated using Amdahl's law	7.(5)
			Or	
	(b)	(i)	Explain the Flynn's classification of computer architecture.	(8)
		(ii)	How is register direct addressing mode different from registindirect addressing mode?	ster (5)
12.	(a)	(i)	List the steps for performing restoring division and non-restor division.	ring (8)
		(ii)	State the advantages of non-restoring over restoring division.	(5)
			Or	
	(b)	(i)	Explain floating point representation with an example.	(8)
	()	(ii)	Name the 2 IEEE standards for the floating point numbers.	(5)
13.	(a)		h diagrams, explain the pipelined execution of successive instructi base scalar processor and in two under pipelined cases.	ons (13)
			Or	
	(b)	_	lain how data hazards are overcome by dynamic scheduling us nasulo's algorithm.	sing (13)
14.	(a)	(i)	Explain various techniques used for the reduction of miss pena	alty (7)
		(ii)	Discuss the protection mechanism used for virtual memory.	(6)
			Or	
	(b)	(i)	Explain the three types of internal communication methodologies	s. (7)
		(ii)	Write short notes on RAID structure.	(6)
15.	(a)	(i)	List the challenges of parallel processing architecture.	(7)
		(ii)	Illustrate the concept of Hardware multithreading.	(6)
			Or	
	(b)		lain the classification of multiprocessor network topologies based r topological properties.	on (13)

PART C — $(1 \times 15 = 15 \text{ marks})$

- 16. (a) (i) With state diagrams, explain the transition diagram for a pipeline unit. (8)
 - (ii) Explain the pipelined execution for the given instructions: (7)
 - $\bullet \ \ X = Y + Z$
 - $A = B \times C$

Or

- (b) (i) With a flowchart, explain the algorithm for performing floating point multiplication. (7)
 - (ii) Differentiate cache memory and virtual memory. (8)

3